changelog shortlog tags branches files raw gz bz2 help

Mercurial > hg > plan9front / changeset: 7a: fix indexreg operations

changeset 7143: c99b5c3b4a28
parent 7142: 1f9656482835
child 7144: d0b9ab522e8b
author: cinap_lenrek@felloff.net
date: Mon, 08 Apr 2019 13:53:41 +0200
files: sys/src/cmd/7a/lex.c
description: 7a: fix indexreg operations
     1.1--- a/sys/src/cmd/7a/lex.c
     1.2+++ b/sys/src/cmd/7a/lex.c
     1.3@@ -911,15 +911,6 @@ outcode(int a, Gen *g1, int reg, Gen *g2
     1.4 		pc++;
     1.5 	if(pass == 1)
     1.6 		return;
     1.7-	if(g1->xreg != NREG) {
     1.8-		if(reg != NREG || g2->xreg != NREG)
     1.9-			yyerror("bad addressing modes");
    1.10-		reg = g1->xreg;
    1.11-	} else if(g2->xreg != NREG) {
    1.12-		if(reg != NREG)
    1.13-			yyerror("bad addressing modes");
    1.14-		reg = g2->xreg;
    1.15-	}
    1.16 	do{
    1.17 		sf = outsim(g1);
    1.18 		st = outsim(g2);